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1 
0F 
Abstract— In this paper, a fully synthesizable digital-to-
analog converter (DAC) is proposed. Based on a digital 
standard cell approach, the proposed DAC allows very low 
design effort, enables digital-like shrinkage across CMOS 
generations, low area at down-scaled technologies, and 
operation down to near-threshold voltages. The proposed 
DAC can operate at supply voltages that are significantly 
lower and/or at clock frequencies that are significantly 
greater than the intended design point, at the expense of 
moderate resolution degradation. In a 12-bit 40-nm 
testchip, graceful degradation of 0.3bit/100mV is achieved 
when 𝑽𝑫𝑫 is over-scaled down to 0.8V, and 1.4bit/100mV 
when further scaled down to 0.6V. 
The proposed DAC enables dynamic power-resolution 
tradeoff with 3X (2X) power saving for 1-bit resolution 
degradation at iso-sample rate (iso-resolution). A 12-bit 
DAC testchip designed with a fully automated standard cell 
flow in 40nm consumes 55W at 27kS/s (9.1W at 13.5kS/s) 
at a compact area of 500µm2 and low voltage of 0.55V. 
 
Index Terms— Digital-to-analog converter (DAC), fully 
synthesizable, graceful degradation, power-resolution scaling 
I. INTRODUCTION 
NERGY-AUTONOMOUS systems for distributed sensing and 
data acquisition impose stringent constraints on cost, size 
and power for all on-chip sub-systems [1]-[6]. As main focus of 
this paper, digital-to-analog converters (DACs) are no 
exception, as building blocks for sensor readout, on-chip 
tuning/calibration, reference generation, building blocks for 
analog-to-digital conversion, audio processing, threshold 
generation for sensor event detection [7]-[17]. The low-cost 
requirement demands low design effort, small area, digital-like 
shrinkage across CMOS generations, design/technology 
portability, while requiring relatively low bandwidths [7]. 
Although conventional single-bit sigma-delta (ΣΔ) DACs 
and pulse-width modulation (PWM) DACs are fully digital, 
they are not attractive in tightly area- and power-constrained 
systems. Indeed, they demand power-hungry high-order ΣΔ 
modulators and digital interpolators at high oversampling clock 
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rates [18]. Also, PWM DACs require area-hungry 
reconstruction filters with large time constant to suppress image 
frequencies [18]-[20]. In view of these limits of pure ΣΔ and 
PWM fully-digital DACs, state-of-the-art low-frequency DACs 
are mostly based on hybrid architectures, such as high-order 
multi-bit ΣΔ noise shaper with low (e.g., 32-64X) oversampling 
ratio and an analog DAC (e.g., current-steering, resistive string) 
[7]-[14]. Compared to fully-digital DACs, the presence of the 
analog DAC increases the design effort and limits voltage 
scaling, being the minimum voltage 𝑉𝐷𝐷,𝑚𝑖𝑛 in the 1.8-3.3V 
range (with few exceptions at 1.2V [21], and 0.8V [12]). 
To address the above challenges, the Dyadic Digital Pulse 
Modulation (DDPM) was recently proposed in [22] by one of 
the authors, as a low-complexity bitstream generation method 
that can be used for D/A conversion. The DDPM modulation 
moves most of the energy of image spectral components to 
much higher frequencies than PWM, reducing the area of the 
reconstruction filter by 2𝑁, being 𝑁 the resolution [22]. The 
DDPM modulation does not require interpolation, and has no 
stability issues thanks to its open-loop architecture. 
Existing DACs cannot meet the constraints imposed by 
tightly area- and power-constrained systems, and do not address 
the related challenges in terms of resiliency, power-resolution 
scalability, low-voltage operation, area efficiency and design 
effort. DAC resiliency against clock frequency and voltage 
variations is needed to replace power-hungry highly-stable 
clocks (e.g., quartz crystal) by much less accurate ultra-low 
power oscillators [2], [5]. Similarly, resiliency against voltage 
variations permits to withstand large fluctuations in the 
harvested power and in the voltage of near-exhausted batteries 
[16], [23], [24], while mitigating or eliminating the need for 
accurate voltage regulation. Unfortunately, conventional DACs 
suffer from catastrophic failure when the rated clock frequency 
𝑓max is exceeded, or 𝑉𝐷𝐷 falls below the minimum voltage 
𝑉𝐷𝐷,𝑚𝑖𝑛 (see Fig. 1). Indeed, operation beyond 𝑓max causes 
timing violations in digital blocks, and exceeds the bandwidth 
and the slew rate specifications in analog circuits. Similarly, 
operation below 𝑉𝐷𝐷,𝑚𝑖𝑛 causes timing failures in digital 
circuits at a given frequency, and pushes transistors out of the 
intended operating region in analog circuitry. Graceful 
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2 
degradation under 𝑉𝐷𝐷 and 𝑓max over-scaling has been 
extensively demonstrated in processors [25]-[26], GPUs [27], 
digital signal processing [28]-[31], memories [32]-[34], and 
Networks on Chip [35]. To the best of the authors’ knowledge, 
graceful degradation in DACs was not explored to date. As 
other limitations, existing DAC architectures do not explicitly 
allow dynamic power-resolution tradeoff, as opposed to ADCs 
[3], [36]. Also, low voltage operation down to near-threshold is 
not allowed in existing DACs [7]-[14], [21]. 
In this paper, a fully synthesizable Nyquist-rate DAC 
architecture with graceful resolution degradation at reduced 
supply and/or increased frequency, and dynamic power-
resolution scaling is presented. Its fully-automated standard cell 
design substantially reduces the design effort and the area 
compared to conventional analog or hybrid designs, enabling 
digital-like shrinkage across CMOS generations, low-voltage 
operation and design/technology portability. 
The paper is organized as follows. In Section 0, the basic 
principle is introduced. A gracefully degradable and power-
resolution scalable architecture is described in Section III. 
Section IV details the testchip design. Measurement results are 
reported in Section V. Conclusions are drawn in Section VI. 
II. DIGITAL-TO-ANALOG CONVERSION BASED ON DYADIC 
DIGITAL PULSE MODULATION 
The proposed DAC is based on the Dyadic Digital Pulse 
Modulation (DDPM) [22]. Its 𝑁-bit input is an integer number 
𝐷𝑖𝑛  in binary representation (𝑏𝑁−1𝑏𝑁−2 … 0) 
𝐷𝑖𝑛 = ∑ 𝑏𝑖
𝑁−1
𝑖=0 2
𝑖     𝑏𝑖 ∈ {0,1}, (1) 
Which is uniquely associated to a 2𝑁-bit DDPM sequence 𝑛 =
[𝑆𝑁 , 0], being 𝑆𝑁 a bit sequence that is recursively defined as 
𝑆𝑖 = [𝑆𝑖−1, 𝑏𝑁−𝑖 , 𝑆𝑖−1]   for  𝑖 = 1 … 𝑁. (2) 
 
 
In (2), the symbol [,] indicates the bit string concatenation, and 
𝑆0 is a void string. As exemplified in Fig. 2, every other bit in 
the 2𝑁-bit DDPM sequence takes the value of the most 
significant bit (MSB) of 𝐷𝑖𝑛  (i.e., DDPM bits occupying odd-
numbered positions are assigned to 𝑏𝑁−1, e.g. 1, 3, 5…). In the 
remaining bits, every other bit takes the value of 𝑏𝑁−2. The 
same assignment is recursively applied until two bits are left, of 
which the former is assigned to the least significant bit 𝑏0 (LSB) 
of 𝐷𝑖𝑛, and the latter is forced to zero. 
From the above definition, the generic binary digit 𝑏𝑖 of 𝐷𝑖𝑛  
is contained in the DDPM sequence 2𝑖 times. Hence, each 
digital 𝑏𝑖 contributes to the DDPM sequence with a number 2
𝑖 
of 1’s, if 𝑏𝑖 = 1 (no 1’s, if 𝑏𝑖 = 0). Thus, the DDPM sequence 
contains a number 𝑛1,𝐷𝐷𝑃𝑀 of 1’s that is given by ∑ 𝑏𝑖
𝑁−1
𝑖=0 2
𝑖 
(i.e., it is equal to the integer 𝐷𝑖𝑛  itself), and a number of 0’s 
given by 𝑛0,𝐷𝐷𝑃𝑀 = 2
𝑁 − ∑ 𝑏𝑖
𝑁−1
𝑖=0 2
𝑖. When the DDPM 
sequence is generated by CMOS logic (i.e., logic levels 0 and 
𝑉𝐷𝐷) at the clock rate 𝑓clk = 1/𝑇clk, the time-averaged value 
𝑉𝑜𝑢𝑡,𝐷𝐶 (i.e., the DC value) of the DDPM sequence over a period 
𝑇sample = 2
𝑁𝑇clk, is proportional to 𝑛1,𝐷𝐷𝑃𝑀 and 𝑉𝐷𝐷, yielding 
                𝑉𝑜𝑢𝑡,𝐷𝐶 =
𝑉𝐷𝐷⋅𝑛1,𝐷𝐷𝑃𝑀
𝑛1,𝐷𝐷𝑃𝑀+𝑛0,𝐷𝐷𝑃𝑀
= 𝑉𝐷𝐷
∑ 𝑏𝑖
𝑁−1
𝑖=0 2
𝑖
2𝑁
. (3) 
From (3), the DC voltage of a DDPM sequence generated by 
CMOS logic is equal to the output voltage of a Nyquist-rate 𝑁-
bit DAC with sample rate 𝑓sample = 𝑓clk/2
𝑁 [8]. The DC 
voltage 𝑉𝑜𝑢𝑡,𝐷𝐶 is extracted from the DDPM sequence by a 
simple low-pass filter, as in Fig. 3.  
The first-order low-pass filter in Fig. 3 represents the 
reconstruction filter that is invariably cascaded to any DAC. 
Based on the spectral characteristics of DDPM modulation, its 
time constant RC is set to make the filter cut-off frequency 𝑓c 
approximately equal to 𝑓𝑠𝑎𝑚𝑝𝑙𝑒/√3 [22]. This choice 
suppresses higher-frequency components of the DDPM 
sequence, yielding an output equivalent to a Nyquist-rate zero-
order-hold (ZOH) DAC. The required resistor and capacitor 
values are typically well aligned with the range of values that 
can be reasonably integrated on chip. As an example, for 
𝑓𝑠𝑎𝑚𝑝𝑙𝑒  in the 100kHz range, the above requirement is met by 
an RC filter with a capacitor in the 10pF range, and a resistor in 
the 100kΩ range. Also, the DDPM DAC filter cut-off frequency 
is 2𝑁 higher than a PWM DAC, thus leading to a substantial 
fCLK / fMAX
ENOB
ENOB
catastrophic 
failure
full resolution
failure
DAC with graceful
degradation
conventional DAC
1
1
VDD/VDD,min
fCLK / fMAX
1
VDD/VDD,min
graceful 
degradation
1
hard upper 
(lower) bound 
for fCLK (VDD)
  rated fCLK 
and VDD cannot 
be exceeded
DAC output is 
incorrect and 
unusable
soft bound for 
fCLK and VDD 
  tolerates 
inaccuracies 
in frequency 
and voltage 
generation
fCLK (VDD) can be generated 
with relatively inaccurate 
ultra-low power circuits
 
Fig. 1. Catastrophic vs. graceful degradation in digital-to-analog converters. 
 
0
4-bit binary integer Din
every other bit
takes the MSB value b3
every other of the remaining bits 
takes the 2nd  MSB value b2
every other of the remaining bits 
takes the 3nd  MSB value b1
one of the last two bits takes the LSB 
value b0, the other is zero
b3 b2 b1 b0
4-bit DDPM sequence 
corresponding to Din 0
b3 b3 b3 b3 b3 b3 b3 b3b2 b2 b2 b2b1b1 b0
example: 1011
DDPM sequence: 1011101110111010
DDPM modulation
Fig. 2. Example of 4-bit Dyadic Digital Pulse Modulation (DDPM) and related 
bit sequence associated with a generic integer  𝐷𝑖𝑛 = 𝑏3𝑏2𝑏1𝑏0. 
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area advantage. A detailed spectral analysis and comparison 
with PWM DACs is presented in the Appendix. DDPM 
conversion also eliminates the area- and power- hungry digital 
interpolation for upsampling, compared to  ΣΔ DACs [22]. 
 The DDPM modulator in Fig. 3 can be implemented by a 
priority multiplexer (MUX), whose selection inputs are 
generated by a modulo-2𝑁 binary counter. This can be seen by 
analyzing the binary count 𝐶𝑂𝑈𝑁𝑇 of the clock cycle during a 
conversion. From Fig. 4, 𝐶𝑂𝑈𝑁𝑇 turns out to have its rightmost 
1 in the bit position 𝑖 identifying the input bit 𝑏𝑖 that defining 
the DDPM digital output in the same cycle (with 𝑖=0…𝑁 − 1). 
In the example in Fig. 4, 𝐶𝑂𝑈𝑁𝑇 = 001 in the first cycle, 
whose rightmost bit occurs at position 𝑖 = 2 corresponding to 
the input bit 𝑏2, which indeed defines 𝑂𝑈𝑇𝐷𝐷𝑃𝑀 in the same 
cycle (highlighted in red). In the next cycle, 𝐶𝑂𝑈𝑁𝑇 is 010, 
whose rightmost bit occurs at position 𝑖 = 1 corresponding to 
the input bit 𝑏1, which again defines 𝑂𝑈𝑇𝐷𝐷𝑃𝑀 in the same 
cycle, and so on.  Thus, the DDPM output can be generated by 
selecting 𝑏𝑖 among the input bits through a priority multiplexer 
driven by a counter, as in Fig. 3. 
The DAC architecture in Fig. 3 can be designed with 
automated standard cell-based design flows at low design 
effort. As side benefit, this architecture includes only a passive 
RC filter, eliminating the stringent voltage limitation 𝑉𝐷𝐷,𝑚𝑖𝑛 
that is otherwise imposed by analog active circuitry. 
The above properties of the DDPM modulation do not 
provide any guarantee of graceful degradation, when 𝑉𝐷𝐷 is 
scaled below (𝑓clk is scaled above) the rated value. Indeed, 
catastrophic degradation in the DAC output generally occurs 
when voltage/frequency over-scaling determines timing 
violations in the MSBs first 1F1, rather the LSBs. Indeed, such 
violations in the MSB cause errors with the largest weight of 
2𝑁−1, as opposed to the weight of 1 in the LSB. Hence, graceful 
degradation can be achieved by architecting the DDPM 
modulator in Fig. 3 so that over-scaling triggers timing failures 
in LSBs first rather than MSBs, as discussed in Section III. 
III. A NOVEL DDPM DAC ARCHITECTURE WITH GRACEFUL 
DEGRADATION AND POWER-RESOLUTION TRADEOFF 
A. DDPM Modulator Architecture for Graceful Degradation 
As observed in Section II, the critical path of the priority  
 
1 Timing violations typically occur in MSBs first in mainstream architectures 
of VLSI arithmetic operators (e.g., adders, multipliers, comparators), as they 
are invariably architected to make the critical path pass through the MSBs. 
 
MUX in Fig. 3 needs to be associated with the LSB rather than 
the MSB of the DDPM output. The next most critical path has 
to be associated with the bit position next to the LSB, and so 
on, until the fastest path is associated with the MSB. To this 
aim, the priority MUX must be arranged as a series of binary 
decisions starting from the MSB and ending at the LSB, as 
discussed below. 
Since every other bit of 𝑂𝑈𝑇𝐷𝐷𝑃𝑀 is assigned to the input 
MSB 𝑏𝑁−1, such a sequence can be generated by a MUX, whose 
selection signal is driven by a toggle flip-flop (T-FF), both 
highlighted in red in Fig. 5. The MUX allows the alternate 
selection of either the MSB 𝑏𝑁−1 in odd-numbered cycles, or 
another proper digital signal 𝑋𝑁−1  in even-numbered cycles, 
where 𝑋𝑁−1  depends on the remaining input bits 𝑏𝑁−2…𝑏0. In 
even-numbered cycles, the signal 𝑋𝑁−1  should alternatively 
take the value of 𝑏𝑁−2 and of 𝑋𝑁−2 , as obtained by inserting a 
MUX with inputs 𝑏𝑁−2 and 𝑋𝑁−2 , where 𝑋𝑁−2  depends on 
𝑏𝑁−3…𝑏0. Again, the selection signal is generated by a T-FF 
(highlighted in blue in Fig. 5). Recursively, a MUX is added for 
each digit 𝑏𝑖 of the input, thus leading to 𝑁 cascaded MUXes in 
total as shown in Fig. 5. The alternate selection for each digit is 
assured by the corresponding T-FF driven by the T-FF 
associated with the immediately more significant digit. The last 
MUX is fed by the input LSB input and a logical zero, as 
expected from Fig. 2. 
The recursive DDPM  architecture in Fig. 5 comprises only 
𝑁 MUXes and T-FFs, leading to a circuit complexity that is 
linear with the resolution. Interestingly, in the modulator 
architecture in Fig. 5, the counter in Fig. 3 is implemented by 
the cascaded T-FFs at no cost. When grouped together, the 
MUXes in Fig. 5 are equivalent to an 𝑁-input priority MUX. 
Accordingly, the DDPM modulator architecture in Fig. 5 is 
functionally equivalent to the general architecture in Fig. 3. 
The architecture in Fig. 5 enables graceful resolution 
degradation at reduced 𝑉𝐷𝐷 and/or increased 𝑓𝐶𝐿𝐾. From Fig. 5, 
the maximum operating frequency 𝑓𝑚𝑎𝑥 = 1/𝑇CLK,min depends 
on the bit position in the input data as in the following (𝑇CK,min 
is the minimum clock cycle preventing setup time violations).  
priority 
multiplexer
S0 S1
D2
D1
D0
111
Din
fsample
DDPM MODULATOR
(FULLY SYNTHESIZED)
N-bit binary counter
MSB D2
LSB D0
D1
3
fCLK / 2
N
MSB LSB
S2
fCLK / 2
N
in
p
u
t 
re
gi
st
e
r
fCLK
1
1
0
R
C
OUTDDPM
priority MUX selects i-th bit of Din 
(position i set by rightmost 1 in COUNT)
RC FILTER
(AUTOMATICALLY INSTANTIATED, P&R AS P-CELLS)
RC extracts time average of OUTDDPM
 Vout = VDDDin / 2
N
Vout=
6 VDD
8
t
COUNT
in testchip:
R = 400 kW
C = 5 pF
Fig. 3. DDPM DAC architecture, comprising a digital block generating the 
DDPM sequence and a 1st-order RC filter extracting its DC value. 
end of 
conversion
N=3-bit input 
word b2b1b0 = 110
vDD
t
t
t
t
MSB b2
OUTDDPM 0
LSB b0
b1
Tclk
TS = 2
N  Tclk
DDPM 
MODULATION
COUNT 000
t
001 010 011 100 101 110 111
1
1
0
01 1 1 11 0 1
1 1 1 1
1 1
0
rightmost bit i of COUNT identifies the input 
bit bi that defines OUTDDPM in the same cycle
b2 b2 b2 b2b1b1 b0
Fig. 4. Example of 3-bit DDPM modulation and analysis of the clock cycle 
count COUNT during a DAC conversion.  
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The critical path associated with the selection of the MSB 𝑏𝑁−1 
is highlighted in red in Fig. 5. From this figure, the minimum 
clock cycle 𝑇𝐶𝐿𝐾,𝑚𝑖𝑛 of this path is set by the sum of the clock- 
to-Q delay 𝜏CK−Q,TFF of the launching T-FF in red, the 
subsequent MUX delay 𝜏MUX, and the setup time 𝑡SETUP of the 
capturing flip-flop generating the output. Similarly, the critical 
path associated with the selection of the less significant position 
𝑏𝑁−2 is longer (blue, in Fig. 5). The minimum clock cycle 
𝑇CLK,min of this path is set by the sum of the clock-to-Q delay 
𝜏CK−Q,TFF of the launching T-FF in blue, two subsequent MUX 
delays 𝜏MUX and the setup time 𝑡SETUP of the capturing flip-flop. 
For less significant input bit positions, 𝑇CLK,min progressively 
increases by adding further MUX delays, and is maximum for 
the LSB 𝑏0 (i.e., 𝑇CLK,min = 𝜏CK−Q,TFF + 𝑁 ⋅ 𝜏𝑀𝑈𝑋 + 𝑡𝑆𝐸𝑇𝑈𝑃). 
In general, the minimum clock cycle associated with digit 𝑏𝑖 is 
 
𝑇𝐶𝐿𝐾,𝑚𝑖𝑛(𝑖) = 𝜏𝐶𝐾−𝑄,𝑇𝐹𝐹 + (𝑁 − 𝑖) ⋅ 𝜏𝑀𝑈𝑋 + 𝑡𝑆𝐸𝑇𝑈𝑃, (4) 
which monotonically decreases when moving towards more 
significant bits. Accordingly, the adoption of frequencies 
beyond (voltages below) the rated frequency 𝑓𝑚𝑎𝑥 (minimum 
voltage 𝑉𝐷𝐷,𝑚𝑖𝑛) leads to timing violations that start appearing 
in the LSBs first (green path in Fig. 5). Further frequency 
increase (voltage decrease) determines the violation of the 
immediately shorter paths. Those are associated with 
progressively more significant bit position, while the timing 
constraint in (4) is fully met for more significant bits, thus 
gracefully degrading the resolution as shown in Fig. 1. 
B. DDPM Architecture for Power-Resolution Scalability 
As additional novel capability, the above DDPM modulator 
architecture allows for dynamic management of the power-
resolution tradeoff, as a lever to reduce power whenever lower 
resolution is acceptable for the intended application, or the task 
 
2 Indeed, the resolution is dictated by the number of clock cycles per conversion, 
i.e. the ratio of the clock frequency and the sample rate. 
being executed [3], [36]. To this aim, observe that a 2𝑁-bit 
DDPM sequence associated to an input having the last ℎ LSBs 
equal to zero can be broken into 2ℎ contiguous 2𝑁−ℎ-bit 
identical sub-sequences, each being equal to the 2𝑁−ℎ-bit 
DDPM sequence associated to the same input (see Fig. 6). 
Hence, when taken as an independent output, such 2𝑁−ℎ-bit 
subsequence is equal to the DDPM output with resolution 
scaled down to (𝑁 − ℎ) bits, and sample rate increased by 2ℎ 
times. Accordingly, an N-bit DDPM modulator with ℎ input 
LSBs being forced to zero, and the sample rate being increased 
by a factor of 2ℎ, can be used as an (𝑁 − ℎ)-bit DDPM 
modulator, without any further modification in Fig. 5. 
The proposed DDPM architecture can be dynamically 
reconfigured to operate at any resolution from 𝑁 down to 1 bit, 
by simply varying ℎ from 0 to 𝑁 − 1. When ℎ is increased, the 
2𝑁−ℎ sequence associated with the corresponding sample is 
shorter than the original 2𝑁-bit sequence by a factor of 2ℎ, thus 
reducing the energy per conversion. Also, to maintain the same 
sample rate and hence the time taken by the conversion, the 
clock frequency needs to be reduced by the same factor. In this 
case, the DAC enables dynamic power-resolution tradeoff at 
constant sample rate by adjusting ℎ. The power is reduced due 
to the lower 𝑓𝐶𝐿𝐾 and the lower energy per conversion, due to 
the reduced number of cycles per conversion. 
As an alternative tradeoff, the clock frequency reduction by 
2ℎ can be accompanied by a sample rate reduction by the same 
factor, thus again saving power. In turn, the simultaneous 
reduction in clock frequency and sample rate by 2ℎ maintains 
the resolution constant 2 F2 at 𝑁 bits. In this case, the power 
consumption is traded off with the sample rate, while keeping 
the resolution constant. The above clock frequency down-
scaling is achieved by adding the multiplexer in Fig. 5 (right-
hand side), whose selection signal 𝐶𝑂𝑁𝐹𝐼𝐺 sets the desired 
down-scaled frequency. Indeed, the cascaded T-FFs effectively 
implement a frequency divider with input frequency 𝑓CLK, 
output frequency 𝑓CLK/2 at the output of the first T-FF (red in 
Fig. 5), 𝑓CLK/4 at the second, and so on. The above mentioned  
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5 
linear complexity potentially makes resolution highly scalable, 
as opposed to the exponential area increase in DAC 
architectures relying on binary-sized elements. The resolution 
is hence limited by noise and non-idealities in the shape of the 
digital pulses, as will be discussed in the next section. 
IV. TESTCHIP DESIGN 
A testchip implementing a 12-bit DAC based on the proposed 
architecture was designed with a fully automated digital flow in 
40nm. The digital core power domain includes the circuits 
generating and selecting the divided frequencies in Fig. 5. The 
micrograph of the test chip is reported in Fig. 7 and its block 
diagram is shown in Fig. 8. The timing constraints adopted to 
design the DAC are set to operate at full resolution at nominal 
voltage, and up to a clock frequency 𝑓max=225MHz, which 
corresponds to a sample rate of 𝑓max/2
𝑁=55kS/s for 𝑁=12 bits. 
An on-chip configurable ring oscillator generates the clock. 
The first-order reconstruction filter in Fig. 3 was designed by 
using a 5-pF metal-insulator-metal on-chip capacitor using the 
available 6 metal layers, and a high-resistivity poly resistor with 
a resistance of 400kW. The DDPM modulator in Fig. 3 is very 
compact and occupies 500m2, as expected from its digital 
nature and intrinsic simplicity from Fig. 5. The reconstruction 
filter occupies a silicon area of 1,500m2, and its area could be 
halved by using the entire 10-metal stack, and further reduced 
by attaching a capacitive load. The resistor and the capacitor 
were automatically instantiated and routed. 
Regarding the DAC non-idealities, (3) was evaluated by 
implicitly assuming that each pulse in the DDPM sequence is a 
perfectly square pulse, i.e. the DDPM modulator output is 
constantly 𝑉𝐷𝐷 (0V) during 1 (0) pulses. Actually, the 
asymmetric rise/fall transitions in the output buffer driving the 
reconstruction filter give rise to non-linearity error. Indeed, for 
𝐷𝑖𝑛 ≤  2
𝑁−1 (i.e., 𝑏𝑁−1=0), the analysis of the DDPM output in 
Fig. 8a shows that an increase in the input code by an LSB 
always introduces an additional rising-falling edge pair, 
resulting to nearly the same incremental error at each input code 
increase, and hence a gain error. However, for 𝐷𝑖𝑛 >  2
𝑁−1 (i.e., 
𝑏𝑁−1=1), the increase of the input by an LSB actually reduces 
the number of rising-falling edge pairs by one, thus leading to a 
different gain error. This determines a double-slope non-
linearity error, i.e. a piecewise-linear DAC characteristic whose  
 
 
 
slope changes when crossing the digital input equal to 2𝑁−1. 
The above non-ideality can be easily corrected by simply pre- 
multiplying the input by a proper coefficient that is different for 
the two code regions. Once the gain is corrected, the two half 
curves on the left and the right of 2𝑁−1 need to be realigned by 
pre-adding an offset term to the input in the two code regions. 
Hence, the input pre- calibration generating a calibrated input 
𝐷in,cal from the input 𝐷in as in Fig. 8b is adopted: 
𝐷in,cal = {
𝐺𝐴𝐼𝑁0 ⋅ 𝐷in + 𝑂𝐹𝐹0     for   𝐷𝑖𝑛 ≤  2
𝑁−1
𝐺𝐴𝐼𝑁1 ⋅ 𝐷in + 𝑂𝐹𝐹1    for   𝐷𝑖𝑛 > 2
𝑁−1       (5) 
The above coefficients are calibrated based on the preliminary 
analysis of the uncalibrated static transfer characteristics 
𝑉𝑜𝑢𝑡(𝐷𝑖𝑛). The gain error is first eliminated by correcting the 
slope of the first half curve so that its average LSB (i.e., 
𝑉𝑜𝑢𝑡,0(2
𝑁−1)/2𝑁−1) is equal to the correct value. From (5), this 
is achieved by setting  
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Fig. 7. 12-bit DDPM DAC testchip micrograph. 
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𝐺𝐴𝐼𝑁0 =
𝐿𝑆𝐵
𝑉𝑜𝑢𝑡,0(2
𝑁−1)
2𝑁−1
               (6) 
where 𝐿𝑆𝐵 is the targeted LSB value for the calibrated DAC, 
and 𝑉𝑜𝑢𝑡,0(2
𝑁−1) is the output voltage before calibration 
(𝐺𝐴𝐼𝑁1 is evaluated analogously). The offset coefficients 
𝑂𝐹𝐹0 and 𝑂𝐹𝐹1 are then obtained by enforcing continuity of 
the two half curves around the middle point, leading to 
𝑂𝐹𝐹0 = 2𝑁−1 − 𝐺𝐴𝐼𝑁0 ⋅ 2𝑁−1         (7) 
with 𝑂𝐹𝐹1 being evaluated analogously. The amount of 
calibration required in the tested dice was minor, with a 
discontinuity of the uncalibrated curve around the middle point 
being close to one LSB. 
In Fig. 8b, the different correction for 𝐷𝑖𝑛 ≤  2
𝑁−1 and 𝐷𝑖𝑛 > 
 2𝑁−1 as in (5) is performed by a MUX driven by the input 
MSB. In practical cases, the function in (5) is executed by the 
microprocessor or Digital Signal Processor driving the DAC, 
thus not requiring any extra area. 
V. MEASUREMENT RESULTS 
The testchip described in the previous section was first 
characterized at nominal operating conditions at full resolution, 
i.e. 𝑉DD=1V, 𝑓CLK=225MHz, with the DAC output connected to 
the testing equipment, whose equivalent input impedance is 
100GΩ in parallel to 100pF. The test conditions represent a 
typical application scenario for the proposed DAC, which is 
driving a capacitive load up to the 100pF range with a full 
voltage swing from 0 to 𝑉𝐷𝐷, without delivering any DC power 
to the load. 
 The static and dynamic characterization in nominal 
conditions are reported in Fig. 9. From this figure, the DNL 
(INL) is within ±1LSB (±2LSB), and the DAC achieves an 
SNDR of 70dB for a 1kHz sine input, corresponding to 11.3 
effective bits (ENOB). The power consumption is 55µW and 
the resulting DAC figure of merit (FOM) results to 153dB, 
where FOM is defined as [9]-[12] 
𝐹𝑂𝑀 = 10 log10⋅
22⋅𝐸𝑁𝑂𝐵⋅𝐵𝑊
𝑃
             (8) 
where 𝐵𝑊 is the bandwidth of the DAC, which is routinely 
assumed equal to half the Nyquist rate, and 𝑃 is the power 
consumption. 
The graceful resolution degradation was firstly characterized 
by measuring the DAC static characteristics, while 
progressively reducing the supply voltage below the nominal 
voltage.  From Figs. 10a-b, scaling the voltage from 1V down 
to 0.55V leads to progressively larger errors as expected, with 
INL being degraded to ±5LSB. As shown in Fig. 11a, voltage 
over-scaling from 1V down to 0.7V degrades ENOB by 1 bit, 
with a graceful degradation of 0.3-0.5bit/100mV. At lower 
voltages close to the near-threshold region, the degradation is 
expectedly more rapid due to the faster gate delay increase 
when down-scaling 𝑉𝐷𝐷. In particular, the resolution is 
degraded by 2.6 (3.2) bits at 𝑉𝐷𝐷 equal to 0.6V (0.55V), with a 
degradation sensitivity of 1.4ENOB/100mV. Fig. 11b shows 
the graceful resolution degradation under above-target clock 
frequencies. The ENOB degradation amounts to 1.5 bits when 
drastically increasing the clock frequency by 2X, which 
translates into a clock frequency sensitivity of 0.01bit/MHz 
above 𝑓𝑚𝑎𝑥. Again, further frequency over-scaling from 2X to 
3X leads to more pronounced resolution degradation with clock 
frequency sensitivity of 0.017 bit/MHz. 
Aggressive over-scaling the supply voltage or the clock 
frequency over the limits in Fig. 11 eventually leads to a 
catastrophic failure. From the measurements, the most likely 
cause is the failure of the clock division circuitry, which stops 
generating the clock correctly beyond a certain point. 
Nevertheless, the range of frequencies and voltages beyond 
which failures occur is actually very wide, as shown in Figs. 
11a-b, with the voltage being scaled from nominal down to 
near-threshold, and the frequency being up-scaled by a factor 
of 2-3X, before failure occurs. 
The power-resolution scalability of the proposed DAC was 
tested by reducing 𝑓CLK at iso-sample rate first, and then at iso- 
resolution, as discussed in Section III.B. The former case is 
plotted in Fig. 11b (red curve), where 4X 𝑓CLK reduction from 
225MHz down to 55MHz reduces the power by 6X at the cost 
of 2-bit resolution degradation (from 12 to 10 bits), while 
maintaining the same sample rate of 55kS/s. This translates into 
a power-resolution sensitivity of 3X/bit. The case at iso-
resolution is plotted in the same figure (green curve), and shows 
that 6X power reduction is obtained through 4X reduction in 
both 𝑓CLK and sample rate (i.e., 13.75kS/s), while maintaining 
the full 12-bit resolution. This translates into a power-sample 
rate sensitivity of 3X/octave. Such ability to trade off power 
with either resolution or sample rate offers additional 
opportunities to reduce power, whenever one of these 
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requirements can be relaxed at run time. This capability is quite 
unique among DACs, as the power consumption of non-fully 
digital DACs is normally dominated by the analog circuitry, 
and is independent of the clock frequency (i.e., it cannot be 
traded off with resolution). Dynamic power-resolution is also 
very uncommon in fully-digital ΣΔ DACs [37]. Indeed, 
dynamic scaling of the oversampling ratio would require 
reconfigurable interpolators that can operate at different rates. 
Also, the precision of the arithmetic circuits employed in the 
loop filter (e.g., adders, multipliers) needs to be set for the 
largest output resolution, limiting the power savings under 
lower oversampling ratios. On the other hand, a DDPM DAC 
does not suffer from these limitations, in view of the inherent 
regularity of DDPM sequences and sub-sequences in Fig. 6. 
In Figs. 12a-d, the results obtained in six die samples and 
under different voltage and temperatures are shown to gain an 
insight into the consistency of the above results across chips and 
environmental conditions (such analysis was not performed in 
prior art in Table I). From Fig. 12a, the graceful resolution 
degradation at reduced 𝑉𝐷𝐷 (Fig. 12a) and increased clock 
frequency (Fig. 12b) is confirmed across dice. A maximum 
ENOB degradation of 1 bit is observed from sample to sample 
under the same test conditions. Consistency is also confirmed 
by Fig. 12c, which plots the RMS static INL versus 𝑉𝐷𝐷 across 
 
five dice. This figure indeed shows that INL is also gracefully 
degraded across dice. In Fig. 12d, ENOB is shown to have a 
negligible dependence on the temperature, as less than 0.1-bit 
resolution variation takes place across the -25°C to 75°C 
temperature range. The above robustness across dice and 
temperature is a consequence of the inherently graceful 
performance degradation in the timing of the DDPM modulator.  
The latter allows operation beyond 𝑓max and below 𝑉𝐷𝐷,𝑚𝑖𝑛, 
thus avoiding design pessimism since frequency and voltage 
deviations cause a moderate resolution reduction. Similar to 
digital design frameworks for sub-systems with graceful 
degradation, the proposed DAC allows the designer to focus on 
the typical corner with very limited or no design margin. 
As no gracefully degradable or power-resolution scalable 
DAC was available for comparison, the proposed DAC was 
compared to conventional DACs targeting a comparable sample 
rate range [9]-[12]. From Table I, the proposed DAC enables 
aggressive voltage scaling down to near-threshold voltages 
(i.e., 0.55V), as opposed to state-of-the-art DACs that operate 
at above-1V voltages [9]-[11]. This is explained by the digital 
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8 
nature of the proposed DAC (i.e., it is not based on matched 
components) and the absence of active analog circuitry and its 
voltage headroom [7]. This simplifies system integration and 
voltage generation, while also reducing the power consumption. 
As an example, operation at 0.55V permits to reduce power by 
4X, compared to 1V, following a nearly-quadratic law, as 
expected in digital circuits. 
The proposed DAC has 28-2,800X lower area than [9]-[12], 
excluding the RC reconstruction filter for fair comparison. Even 
unfairly including the reconstruction filter area of 1,500µm2 in 
the proposed DAC (and not in others), the area advantage is still 
in the 7-700X range. Such area advantage is explained by the 
avoidance of interpolators, arithmetic circuits and active analog 
circuitry needed by ΣΔ DACs, and by the very simple circuitry 
required by the DDPM modulator in Fig. 3. This area advantage 
further increases at finer technologies due to its digital 
architecture, which scales faster than analog counterparts [7]. 
The power consumption at nominal voltage and frequency is 
55W, which is 1.7X higher than the 9-bit DAC in [11], as 
expected from the lower resolution of the latter. However, re- 
configuring the DAC at 4X lower clock frequency, power is  
reduced to 9.1W, i.e. 3.6X lower than [11] while still 
maintaining higher resolution. The resulting FOM ranges from 
156dB to 160dB, which outperforms [11]-[12] by up to 
20dB,and is worse than [9], [10] by 20dB. In other words, the 
above advantages in terms of voltage, power, area and design 
effort are achieved while maintaining a reasonable FOM, as it 
lies in the middle of the FOM range of comparable prior art. 
The FOM is also expected to improve at more recent 
technology generations due to its digital nature, thanks to the 
lower energy per cycle of the purely-digital DDPM modulator. 
VI. CONCLUSION 
A fully synthesizable, power-resolution scalable Nyquist-
rate DAC operating down to 0.55V with graceful resolution 
degradation has been presented. The proposed architecture 
allows correct operation beyond the rated voltage and 
frequency, as timing violations appear in LSBs first and then 
progressively in more significant positions. A 12-bit DAC 
testchip in 40nm demonstrates resolution degradation under 
voltage and frequency scaling down to 0.3bit/100mV and 
0.01bit/MHz, and an FOM lying in the middle range of prior art 
(i.e., 153-160dB).  
The proposed DAC allows dynamic power-resolution scaling 
with 3X power reduction for 1-bit degradation, and power-
sample rate scaling with 3X power reduction per octave. At  
system level, additional power benefits can be achieved by 
leveraging the DAC ability to withstand substantial voltage and 
frequency variations, thus relaxing the accuracy requirements 
in voltage and frequency generation. Thanks to its digital 
nature, the proposed DAC can be designed with very low effort 
(e.g., in Verilog) and fully-automated digital flows, enabling 
easy technology and design portability. Being based on 
standard cells, the DAC also achieves low area (i.e., 500µm2 in 
40nm) and digital-like shrinking across CMOS generations.  
APPENDIX. SPECTRAL PROPERTIES OF DDPM STREAMS 
The spectral properties of DDPM are summarized and 
compared with digital PWM (DPWM) in the following. The 
DDPM binary stream corresponding to a DC input 𝐷𝑖𝑛  can be 
expressed in terms of its Fourier series as [22] 
𝑣𝑜𝑢𝑡,𝐷𝑖𝑛(𝑡) = 𝑉𝐷𝐷 ∑ 𝑐𝐷𝑖𝑛,𝑘𝑒
2𝜋𝑗𝑘𝑓𝑠𝑎𝑚𝑝𝑙𝑒𝑡+∞
𝑘=−∞  ,            (A.1) 
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Fig. 12. Characterization across dice: a) ENOB vs. 𝑉𝐷𝐷, b) ENOB vs. 𝑓𝐶𝐿𝐾, c) 
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where the magnitude of the harmonic coefficients 𝑐𝐷𝑖𝑛,𝑘 is  
|𝑐𝐷𝑖𝑛,𝑘| = ∑ 𝑏𝑖
𝑁−1
𝑖=0 2
𝑖−𝑁 ∑ 𝛿[𝑘 − 2𝑖𝑚]2
𝑁−𝑖−1
𝑚=0 .          (A.2) 
𝑐𝐷𝑖𝑛,𝑘 is non-zero only for harmonics of order 𝑘 = 2
𝑖𝑚, with 𝑚 
being an integer and 𝑖 = 0 … 𝑁 − 1 (dyadic harmonics), and is 
proportional to 2𝑖. 
 As in Fig. 13b for 𝑁=12 bits, the peaks in the envelope of the 
harmonic coefficients increase with the harmonic order 𝑘 at a 
20dB/dec slope. This increasing behavior is opposite compared 
to DPWM (Fig. 13a), whose 𝑘-th harmonic decreases at 
20dB/dec slope. Thus, the largest harmonic component to be 
rejected to retrieve the baseband component of a DDPM signal 
is at the highest frequency 2𝑁𝑓𝑠𝑎𝑚𝑝𝑙𝑒 , whereas its spectral 
content at 𝑓𝑠𝑎𝑚𝑝𝑙𝑒  is the lowest in magnitude (-6𝑁dB below the 
DC component). In contrast, DPWM has the largest harmonic 
at 𝑓𝑠𝑎𝑚𝑝𝑙𝑒 , and just below the DC component (by 1/𝜋, i.e. 
10dB). The above results can be generalized to non-constant 
inputs, as they follow the same envelope as in Fig. 13b [22]. 
Thanks to the above properties, the requirements of the 
reconstruction filter in a DDPM DAC are substantially relaxed 
compared to DPWM at the same clock frequency and sample 
rate. For example, assuming a first-order RC reconstruction 
filter, the cutoff frequency needed to keep the harmonic 
components in (A.2) below the quantization error is found to be 
2𝑁+1/𝜋√3 higher than the DPWM DAC at the same clock 
frequency and sample rate. This translates into a proportional 
reduction in the RC filter silicon area, and hence makes DDPM 
more amenable for low-cost on-chip integration.  
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Fig. 13. Envelope of the magnitude spectra of a) PWM streams, b) DDPM 
streams for 𝑁 = 12bit, showing the different spectral energy distribution. 
 
TABLE I. COMPARISON WITH STATE-OF-THE-ART DACS WITH COMPARABLE SAMPLE RATE (BEST PERFORMANCE IN BOLD) 
 This work [9] [10] [11] [12] 
technology (nm) 40 45 180 350 350 
type DDPM modulation-based ΣΔ ΣΔ switched-current ΣΔ 
area (µm2) 500 160,000a) 100,000 a) 14,000 a) 1,440,000 a) 
area (F2)  0.4106 790106 3.1106 0.1106 b) 11106 
graceful resolution degradation YES NO NO NO NO 
power-resolution or power-
sample rate dynamic tradeoff 
YES NO NO NO NO 
 
nominal 
clock-scaled 
(iso-sample rate) 
sample rate-scaled 
(iso-resolution) 
 
resolution (bit) 12 10 12 18 N/A 9 16 d) 
sample rate (kS/s) 55   55 13.75 48 f) 40 f) 111 48 f) 
clock frequency (MHz) 225 55 55 3.072 6.25 N/A 3.072 
DNL (LSB) 1 1 1 N/A N/A 0.8 N/A 
INL (LSB) ±2 ±2 ±2 N/A N/A ±1.6 N/A 
supply voltage (V) 
(analog/digital) 
1/1 0.7/0.7 0.7/0.7 1.45/1.1 1.8/ N/A 3.3/3.3 0.8/0.8 
min. supply voltage (V) 1 0.55 0.55 1.1 N/A 3.3 0.7 
SNDR (dB) 
@ 1kHz 70 64.2 72 108 c) 103 c) 48d) 69 
@ fs/2 50 46 46 N/A N/A N/A N/A 
dynamic range (dB) 74 62 74 108 c) 115 c) N/A 88 
THD (dB) 72.2 74 74 104.6 N/A N/A N/A 
SFDR (dB) 72.5 72.5 74.9 120 N/A N/A N/A 
ENOB 11.3 10.3 11.7 17.6 16.8 8d) 11.2 
power (µW) 55 9.1 9.1 875 700e) 33 2,600 
power-resolution scaling at 
iso-sampling rate 
3X/bit N/A N/A N/A N/A 
power-sampling rate scaling at 
iso-resolution 
3X/octave N/A N/A N/A N/A 
FOM (dB) 153 157 160 180 d) 174d) 140 d) 140 
a) As in prior art, area does not include the reconstruction filter (in the proposed DAC, it is the RC circuit in Fig. 3, occupying 1,500µm2). In [12], only the digital 
sub-system is considered.  b)Area normalized to F2 (F = process minimum feature size) is relatively constant across CMOS generations in digital architectures, and 
increases by slightly less than 2X in analog architectures. Hence, the area of [11] ported to 40nm is expected to translate into substantially larger area than this work, 
even though its normalized area is lower; c)A-weighted; d) based on text and figures; e) analog power only, f) twice the signal bandwidth for oversampled DACs. 
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